Discrete function integration is achieved at the package level with a variety of packaging solutions, mainly package on package. In this paper we review mainstream package on package technology offerings and compare them against improved versions of these packages where advances in materials properties and processing techniques are leveraged to meet increasingly tighter overall package thickness requirements while maintaining or improving the reliability, yield and cost effectiveness metrics set by the existing technologies.
PoP continues to be quite relevant and cost effective packaging solution for application processors in the Smartphone application area; although clearly alternatives are available, these somehow have missed the mark on critical areas, which has allowed PoP to remain widely leveraged in this space.
Although not exactly trivial in design, construction or final assembly, PoP manufactures have cleverly dealt with many previous obstacles, insuring the package remained viable for each successive device generation. It has been extended several generations DRAM and most likely will continue to be demanded for the foreseeable future even if other 3D packaging techniques like TSV become more mainstream and cost competitive to combine apps processors with memory for phone applications. [1, 2] In general, the industry is striving for a much thinner, flatter, thermally cool, easily workable PoP. Each industry participant is working from different angles to deal with these issues. For example, memory vendors are working on thinner die, thin molding and small ball sizes for reduced thickness footprint [3] . OEMs are looking at ways to streamline the process for PoP, from the inception of multicomponents to the combination of these packages in different flows that streamline the operation for reduced lead times which help to minimize the need for building large inventories. Nowadays with cellphone life measured in months rather than years, it is important to control the inventory of these parts to minimize the exposure to fluctuations on customer reception, commodity pricing, etc.
Yet challenges to the continuous relevance and applicability of this packaging technology are routinely evidenced with each new generation of devices. Some of these challenges might yet to become hard limitations which make pundits claim the need for other packaging alternatives. One such challenge which package assembles face on a daily basis is how to make the package thinner. Being typically the tallest package on the phone's board, the PoP package is continuously scrutinized for ways to reduce its profile. 2.5 and 3D integration aim to address this issue by interconnecting the die directly through silicon vias. [5] Another typical limitation is that PoP packages offer limited space for memory IO interconnection slots because in its construction the memory are constrained to the periphery of the bottom package (see Fig 1) while the center is occupied by the silicon die. This fact is quickly becoming a more relevant barrier as new DDR interfaces are expected to increase the memory count beyond any possible accommodation on the periphery.
Although with the prevalence of tablets and wide format phones, it would seem there isn't a necessity to shrink the size of the package, there are other appliances where the board area occupied by the package is becoming a hot commodity due to other chips being added or to further isolate chips from one another and prevent signal degradation from EM radiation or yet still because alternative encasing is used, thus increasing pressure to reduce the typical sizes of PoP packages.
Still another challenge comes in the way of expected cost reduction and progressive margin erosion. Efforts have to be made in all areas of the package, design, manufacture, supply chain, materials to insure the package is still the most cost effective possible.
Challenging on their own, these different and, sometimes, conflicting mandates result on upsetting delicate balances on multiple interconnected factors, thus compounding complexities inherent to the way this package is designed and constructed.
For example, the mandated reduction of thickness carries with it the necessity for the package to maintain the coplanarity/warpage specs required to insure high stacking yields. But warpage is a multifaceted challenge; careful and deliberate choice of highly engineered materials, process conditions and balanced designs are at the heart of achieving a solution that meets the strict requirements for warpage to insure high stacking yields. Thus, driving thickness reduction blinded to these previous considerations is likely to result in severe room temp warpage and low stacking yields.
Likewise, driving increases on IO count to enable faster transfer rates between top and bottom packages could result in 'hidden' costs: impedance increase, reduced signal integrity, higher costs due to more advanced design rules for substrates and advanced processing techniques and so on.
And finally driving cost reduction while more aggressive requirements for all these other stretch factors are mandated, lies in odds with the unexpressed interest by most stakeholders to extend the technology as much as possible by utilizing and leveraging deployed assets with the aim of remain as competitive with alternate solutions. Still if thinner but costlier packages result in lower total ownership costs for the end users, there is enough justification to drive these new requirements.
Indeed, at Amkor, we are following many of these same avenues to streamline and improve our PoP offerings and will show that in the next section. However, we want to draw attention to alternate package configurations which although tried in the past, are becoming more and more prevalent as potential solutions to the cost dilemma presented by TSV and 3D integration.
Thinning the existing PoP
Perhaps the most common request from customer is for a thinner PoP package. Typical constructions today start at about 1.2mm for a bottom package using a 4 layer substrate. Inherent to this value is obviously the selection of DRAM package (for simplicity, will be referenced as PoPt in the ensuing discussion), substrate, solder ball, mold cap, etc. Given the tight requirements for coplanarity and warpage, any changes on any of these variables is thought to have a significant effect on the final package of the bottom package (PoPb) with the intent to target thinner appliances. Table 1 presents a typical PoP construction for regular materials based on the JEDEC standard. This uses a 4L substrate, typical mold with through mold vias (TMV) for the PoP interconnection [2] . Table 1 . Typical POP package construction Figure 2 shows a graphical sketch/representation for this construction.
Figure 2. Typical PoP package construction
In the proceeding discussion it is assumed that the top package has a fixed thickness and no attempts are made to achieve further thickness reductions on that package. So the discussion will be relevant only for the bottom PoP package.
When investigating what elements are easily modifiable, Roggerman and collaborators have shown elsewhere [4] that an easy way to reduce the thickness is to use a smaller solder ball. Considerations in this case are related to the reliability of the solder ball connection in regards to the 2 nd level interconnection (with the cellphone board). Clearly reducing the ball thickness is easily achievable with minimal change to design, assembly processing or package construction. A typical 0.4mm ball pitch package might typically use 0.25mm solder ball; so going to 0.20mm solder ball size would reduce the package thickness by about 60um. Table 2 shows the calculation.
After reaping the easy thickness reduction possible with solder ball size selection, additional thickness reduction can only be achieved by tackling the more challenging package components in the structure, for example, rethinking the substrate composition and structure. As discussed in the previous section, the substrate forms the backbone for the package, being greatly responsible for stability and flatness. Material selection has to account for these needs in addition to any desired thickness reduction.
Package Element
Ref Table 2 . POP package thickness with 0.2mm solder ball Given that core thickness represents the bulk of the thickness on most 2L and 4L designs, one can see opportunities with coreless substrates which have become more available. Yet, issues with these constructions aren't trivial: for obvious reasons, coreless substrates lack stiffness and dimensional stability at higher temperatures which runs counter to the tight coplanarity/warpage requirements mandated for stacking applications, specially for lower layer count substrates. Figure 3 shows a typical x-section for a 4 layer coreless substrate used for simple PoP:
For more complex devices, requiring buildup substrates, coreless substrates are more successful since they don't require large capture pads typical of cored designs. If they are used in combination with finer bonding methodologies (for example, Cu pillar) layer reduction is possible, therefore not only achieving the desired thickness reduction but also offering some immediate cost savings.
If the coreless path is not a viable option, then the alternative is to use thinner core and build-up layers. Core layers as thin as 30um and build-up layers (both pre-preg and ABF) as thin as 15um have been successfully tried at Amkor. As with the coreless case, thinning the layers always result in a slight loss of stiffness, which typically ends causing warpage for the final package. To alleviate or even mitigate these issues, new films are in development with super low coefficients of thermal expansion (CTE), some as low as 1ppm. Still, a balancing act of thin layers and materials has to be carefully studied to avoid creating stress concentration leading to other problems for the package. Table 3 shows a comparison of advanced core material properties for different suppliers Beyond reductions in thickness for the substrate and solder ball, one can target the mold cap itself. Encapsulation of the package occurs by using a filler-reinforced epoxy molding compound (EMC), which is injected at high pressure and temperature into an enclosed cavity where the packages lie (mold chase). Tight process tolerances are required to mitigate formation of voids or incomplete molding for very thin mold cap packages, due to concerns with mold flow obstructions; these tolerances dictate a min clearance from the die backside to the top of the mold cavity (typically no less than 100um). Older POP package offerings dealt with these issues by simply removing the cap altogether, in what was called bare die PoP. Yet, that approach would fail to produce sufficiently flatter packages, due the tendency of the unmolded areas to warp severely; as mentioned before, this issue was successfully addressed by the introduction of the TMV process. For this reason, we believe any proposed mold cap thickness reduction has to consider a molding over the entire package area.
In our experience, a most innovative way to solve this problem is through the use of the film assisted molding process. This molding process differs from the standard molding process in that the backside of the die is covered or protected by a special film during the mold injection phase which blocks the flow of mold compound over the die. Yet the sides of the die remain unblocked and allow for mold material to flow unobstructed. The end result is a package where the backside of the die is exposed but in every other respect is like a typical molded csp package. Clear benefit of this mold process is that the thickness of the mold cap is now defined by the overall die stand-off, or the distance from the die top side to substrate. become a challenge to control due the potential for opens, again due to substrate or die warpage. Also controlling collapsed height is no trivial matter as solder behavior during reflow can cause some variability in standoff height even for small die. In our experience, judicious design study accounting for comprehensive tolerance sensitivity together with sensible equipment and material choices as well as process control are important factors to secure a stable, healthy process outcome. It has to be mention that an indirect benefit from the use of the exposed mold die process is the enhanced heat dissipation observed for these packages. It not only reduces the resistance associated with thick mold caps but also allows for direct heat to escape directly from the die backside. In this way, the thermal efficiency of the exposed die package is greater than for the molded case. Table 4 . Exposed die POP package thickness analysis with 0.25mm solder ball For the exposed die scenario, Table 4 summarizes the potential final PoP thickness. In this calculation, we assumed the use of 0.25mm ball, a 4 layer laminate with typical construction at 0.26m. The big change however, is observed in the mold cap thickness. As mentioned before, the die standoff is controlling now this value and for this particular calculation we assumed the total thickness plus bump standoff to be 190um. With these values, we observed a package whose total nominal thickness falls under 1mm; a total gain of more than 200um over the standard PoP construction reviewed in the introduction a summarized in Table 1 . It should be noted that 190um is a current production mold cap thickness, however much thinner constructions have been made possible by using thinner die (<100um) in combination with lower stand-off die bump metallurgies (CuP). Figure 5 shows such a construction is possible, which could result in about 50um of additional thickness reduction. 
SIP package for functionality integration
The preceding discussion was focused on Package on package technology, as it remains the most prevalent package solution to achieve functionality integration due its relative flexibility and widespread adoption. There is however, a great deal of package offerings which also aim to achieve integration without the assistance of 2.5D or 3D technologies. The gamut of possibilities is too varied to be covered in this paper and the interested reader is encouraged to consult other package review sources. Yet, to complement the discussion, and to be able to compare the relative thickness reductions achieved by the means described above, one additional package which is going to be covered here.
System in a package (SIP), consists of integrating multiple silicon chips into one single package. This packaging offering has been given other various names in addition to SIP: hybrid, flipstack, multistack, etc. and it has been used quite extensively for memory packaging where the chips are all of the same size, functionality and interconnection methodology. In this particular discussion, however, the interest is in integrating chips of different function, with the added requirement to achieve the lowest package profile possible. This is typically achieved by using mixed interconnection technologies: flip chip for the bottom chip(s) and wirebonding for any stacked chip thereafter. Figure 6 shows a thin SIP construction which is in production currently.
In making thin SIP packages, mostly the same principles discussed for PoP thinning are open with the obvious advantage that all integration is conducted by one operator . This allows for a greater degree of control over the materials and processes, enabling very thin packages. Table 5 shows a typical thin SIP package, with two layers of integration (one FC interconnection level and one WB interconnection).
Package Element
Ref Table 4 , very thin packages can indeed result from SIP package integration as compared to PoP. In this particular case, flip chip die thickness of 100um combined with wirebond die package thickness of 80um and copper pillar flip chip bonding allows for the use of a thin mold cap (0.45mm). Moreover a quite thin 4 layer substrate can be used here more easily than in the POP application because the stacking itself will help to control the warpage of the package and warpage does not need to be as tight since there is no need to stack individual packages which was the limitation for POP. Finally, a 200um ball size complement the package solution, which overall is around 200um thinner than the thinner PoP achieved; and there is still room for further thinning as some other offerings are now below 600um overall package thickness.
Conclusions
Extending PoP package technology continues to be a priority for assembly houses as a way to achieve 3D function integration for important applications while TSV implementation work its way through the many challenges it still faces. Continous PoP package structure optimization continues at a fast pace in order to deal with new tighter requirements in z-height, coplanarity, warpage and cost, among other constraints.
It has also been shown that innovative materials in combination with existing but refined assembly processes can be used in innovative ways to create packaging offerings for both package on package and system in package in order to tailor solutions for highly demanding signal count and integrity applications which are very competitive in terms of pricing and flexibility. This offers the additional benefit of extending the useful life of deployed assets for assembly.
Detailed construction analysis was presented for a few examples to demonstrate the principles required to achieve thinner solutions as well as the development challenges the industry is still facing to extend the life of current high volume packaging solutions to meet the requirements of mechanical robustness, yield, long term reliability, product performance and cost. With the further benefit of enabling the use of current assembly technology, the cost benefits achieved reduction is immediate.
